International Journal of Modern Computation, Information and Communication Technology

ISSN 2581-5954

May-June 2019, Vol. 2, Issue 5-6, p. 43-47.​​

Fault Diagnosis using Genetic Algorithm
S. Chandradurga*, B. Gopi
Department of Electronics and Communication Engineering, Arasu engineering college, Kumbakonam - 612 501. India.
*Corresponding author’s e-mail:


VLSI testing is used to improve the reliability of the product. The diagnosis is used to identify the fault in the circuit. In this technique used fault table and genetic algorithm for the diagnosis of the circuit. That extends the speed of testing and fault coverage in the circuit. The benchmark circuits are used for the experiment. Reduce the number of test vector required to diagnose the fault. And increase the fault coverage.

Keywords: Diagnosis; Fault table; Testing; Genetic algorithm; Test vector.


  1. Zemva A, Brglez F, Kozminski K, Zajc B. (n.d.). A functionality fault model: feasibility and applications. Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC. 1994.  doi:10.1109/EDTC.1994.326883.
  2. Huang F, Xu P, Liu B, Li Y. The research on fault equivalent analysis method in testability experiment validation. 8th International Conference on Reliability, Maintainability and Safety. 2009. doi:10.1109/icrms.2009.5269965.
  3. Grigoryan T, Malkhasyan H, Mushyan G, Vardanian,V. Fault collapsing for digital circuits based on relations between stuck-at faults. Computer Science and Information Technologies (CSIT). 2015. doi:10.1109/csitechnol.2015.7358242.
  4. Zhang Y, Agawam VD. A diagnostic test generation system. Proceedings of IEEE International Test Conference. 2010. doi:10.1109/test.2010.5699237
  5. Wu CH, Lee KJ, Lien WC. An efficient diagnosis method to deal with multiple fault-pairs simultaneously using a single circuit Model. Proceedings of IEEE 32nd VLSI Test Symposium (VTS). 2014. doi 10.1109/VTS.2014.6818790.
  6. Riefert A, Sauer M, Reddy S, Becker B. Improving the diagnosis resolution of a fault detection test set. Proceedings of IEEE 33rd VLSI Test Symposium (VTS). 2015. doi:10.1109/vts.2015.7116269.
  7. Ye J, Zhang X, Hu Y, Li X. Substantial fault pair at-a-time (SFPAT): An automatic diagnostic pattern generation method. Proceedings of 19th IEEE Asian Test Symposium. 2010. doi:10.1109/ats.2010.42 
  8. Alzahrani A, DeMara RF. Fast Online Diagnosis and Recovery of Reconfigurable Logic Fabrics Using Design Disjunction. IEEE Transactions on Computers 2015;65(10):3055-69.
  9. Binu D, Kariyappa BS.  A survey on fault diagnosis of analog circuits Taxonomy and state of the art. AEU International Journal of Electronics and Communications 2017;73:68-83.
  10. Hosokawa T, Takano H, Yamazaki H, Yamazaki K. A Diagnostic Fault Simulation Method for a Single Universal Logical Fault Model. IEEE 22nd Pacific Rim International Symposium on Dependable Computing (PRDC). 2017. doi:10.1109/prdc.2017.38 
  11. Schneider E, Wunderlich HJ. Multi-level timing and fault simulation on GPUs. Integration. 2019;64:78-91. doi:10.1016/j.vlsi.2018.08.005.
  12. Heng T, Fuhai D, Liang F, Yong S. Novel solution for sequential fault diagnosis based on a growing algorithm. Reliability Engineering and System Safety. In-press. 2018. doi: 10.1016/j.ress.2018.06.002
  13. Gao Z, Cecati C, Ding SX. A Survey of Fault Diagnosis and Fault-Tolerant Techniques-Part I Fault Diagnosis With Model-Based and Signalased Approaches. IEEE Transactions on Industrial Electronics 2015;62(6):3757-67. doi10.1109/TIE.2015.2417501.